

Intel Technology Asia PTE LTD
51 Cuppage Road #06-01/02 Starhub Centre
Singapore 229469

RECEIVED
CENTRAL FAX CENTER

MAR 16 2005

Intel Legal Team

Fax

Page 1 of 4

Urgent

Confidential

Date: 16 Mar 2005

To: Examiner Song Fax: (703) 872-9306 M/S:

From:
Jeffrey B. Huter

Fax:
+65 6213 1018

M/S:
ISIN

Subject:

Agenda for today's Interview @ 11 am
S/N 101027, 397

A CONFIRMATION COPY OF THIS DOCUMENT:

WILL NOT BE SENT

Message:

Important Notice

This information is intended to be for the use of the individual or entity named on this transmittal sheet. If you are not the intended recipient, be aware that any disclosure, copying, distribution, or use of the contents of this faxed information is prohibited. If you have received this facsimile in error, please notify the sender by telephone immediately so that arrangements can be made for the retrieval of the original document at no cost to you.

Jupiterimages.

The premier destination for creative professionals >>

Click for details

Go

Go

Sponsored Links**As2 Protocol**

Fast ROI - Industry Compliant Solutions. Learn More Now.

Multiple Protocol

Meet growing processing demands w/ network infrastructure processors.

JNLP Wrapper

Distribute your apps without modification using Java Web Start.

Ethernet Basics Guide

Simple Tutorial on Ethernet, TCP/IP 5 Page Paper - Free PDF Download

internet.com You are in the: Small Business Computing Channel  View Sites +**Whitepaper: HP ITSM and HP OpenView--an Approach to Attaining Sarbanes-Oxley Compliance.** Find out how HP OpenView ITSM can help you attain Sarbanes-Oxley compliance and achieve key business objectives.**internet.com****(Webopedia)****The #1 online encyclopedia dedicated to computer technology**

Enter a word for a definition...

...or choose a computer category.

 choose one...  **MENU**[Home](#)[Term of the Day](#)[New Terms](#)[Pronunciation](#)[New Links](#)[Quick Reference](#)[Did You Know?](#)[Search Tool](#)[Tech Support](#)[Webopedia Jobs](#)[About Us](#)[Link to Us](#)[Advertising](#)**Compare Prices****Hardware Central****Talk To Us...**[Submit a URL](#)[Suggest a Term](#)[Report an Error](#)**internet.com**[Developer Downloads](#)
[International Internet Lists](#)
[Internet News](#)
[Internet Resources](#)
[IT Linux/Open Source](#)
[Personal Technology](#)
[Small Business](#)

snooping protocol

Last modified: Thursday, September 16, 2004

(snoo'ing pr 't&-kol') (n.)

Also referred to as a *bus-snooping protocol*, a protocol for maintaining cache coherency in symmetric multiprocessing environments. In a snooping system, all caches on the bus monitor (or snoop) the bus to determine if they have a copy of the block of data that is requested on the bus. Every cache has a copy of the sharing status of every block of physical memory it has. Multiple copies of a document in a multiprocessing environment typically can be read without any coherence problems; however, a processor must have exclusive access to the bus in order to write.

There are two types of snooping protocol:

- **write-invalidate:** the processor that is writing data causes copies in the caches of all other processors in the system to be rendered invalid before it changes its local copy. The local machine does this by sending an invalidation signal over the bus, which causes all of the other caches to check for a copy of the invalidated file. Once the cache copies have been invalidated, the data on the local machine can be updated until another processor requests it.
- **write-update:** the processor that is writing the data broadcasts the new data over the bus (without issuing the invalidation signal). All caches that contain copies of the data are then updated. This scheme differs from write-invalidate in that it does not create only one local copy for writes.

•**E-mail this definition to a colleague**•**Related Categories***For internet.com pages about **snooping protocol** **CLICK HERE**. Also check out*[Buses](#)[Caches](#)http://www.webopedia.com/TERM/S/snooping_protocol.html

3/16/2005

Jupiterimages. The premier destination for creative professionals >> 

Sponsored Links

Grids in the Enterprise
Case studies - Tracking adoption Analyst
Company The 451 Group

Grid Computing
A Holistic Approach to Managing IT
Infrastructure Across Operations

Oracle Grid Computing
Improve quality and lower costs. Get your free
Grid Resources Kit

Ethernet Basics Guide
Simple Tutorial on Ethernet, TCP/IP 6 Page
Paper - Free PDF Download


internet.com You are in the: Small Business Computing Channel  View Sites +

Case Study: Change Management Made Easy with HP. Learn how HP provided a smooth transition for the IT challenges at Fleetwood when they made the effort to implement new technology upgrades.

internet.com (Webopedia) The #1 online encyclopedia dedicated to computer technology

Enter a word for a definition...

...or choose a computer category.

 choose one... 

MENU

[Home](#)
[Term of the Day](#)
[New Terms](#)
[Pronunciation](#)
[New Links](#)
[Quick Reference](#)
[Did You Know?](#)
[Search Tool](#)
[Tech Support](#)
[Webopedia Jobs](#)
[About Us](#)
[Link to Us](#)
[Advertising](#)

Compare Prices

go

HardwareCentral

Talk To Us

[Submit a URL](#)
[Suggest a Term](#)
[Report an Error](#)



internet.com

[Developer](#)
[Downloads](#)
[International](#)
[Internet Lists](#)
[Internet News](#)
[Internet Resources](#)
[IT](#)
[Linux/Open Source](#)
[Personal Technology](#)
[Small Business](#)

cache coherence

Last modified: Thursday, September 16, 2004

(cash c h r'&ns) (n.) A protocol for managing the caches of a multiprocessor system so that no data is lost or overwritten before the data is transferred from a cache to the target memory. When two or more computer processors work together on a single program, known as multiprocessing, each processor may have its own memory cache that is separate from the larger RAM that the individual processors will access. A memory cache, sometimes called a *cache store* or RAM cache, is a portion of memory made of high-speed static RAM (SRAM) instead of the slower and cheaper dynamic RAM (DRAM) used for main memory. Memory caching is effective because most programs access the same data or instructions over and over. By keeping as much of this information as possible in SRAM, the computer avoids accessing the slower DRAM.

FREE Symantec Data Recovery and Patch Management Tools and Tutorials!

- **Whitepaper: Automate Your Patch Deployment**
Protect your enterprise from viruses and worms by automating your patch deployment—Learn more from the free Symantec white paper "The Need for Patch Management."
- **Informative Guide: A Guide to Patch Management**
Download this guide to help understand the importance of a good patch management solution.
- **Whitepaper: Symantec LiveState Recovery—Rapid and Reliable System and Data Recovery**
Learn how you can perform a full system restoration, a bare metal recovery, or restore individual files or folders in minutes, all without interrupting user productivity or application usage.
- **Webcast: Symantec LiveState Recovery—Addressing Today's Recovery Issues**
Learn how to easily meet your recovery time objectives by performing a full system restoration, a complete bare metal recovery or restoring individual files and folders in minutes.

When multiple processors with separate caches share a common memory, it is necessary to keep the caches in a state of coherence by ensuring that any shared operand that is changed in any cache is changed throughout the entire system. This is done in either of two ways: through a directory-based or a snooping system. In a directory-based system, the data being shared is placed in a common directory that maintains the coherence between caches. The directory acts as a filter through which the processor must ask permission to load an entry from the primary memory to its cache. When an entry is changed the directory either updates or invalidates the other caches with that entry. In a snooping system, all caches on the bus monitor (or snoop) the bus to determine if they have a copy of the block of data that is requested on the bus. Every cache has a copy of the sharing status of every block of physical memory it has.

http://www.webopedia.com/TERM/C/cache_coherence.html

3/16/2005

Fax: 703-872-9306

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Rankin et al.

Serial No.: 10/027,397

Filed: December 19, 2001

)
)
)
)
)
)
)

Group Art Unit: 2188

Examiner: Jasmine Song

For: **HOT PLUG CACHE COHERENCY INTERFACE METHOD AND APPARATUS**

INTERVIEW AGENDA

1. Brief Discussion of relevant technology

- a. Memory Caching
- b. Coherency Techniques (e.g. snooping, and snoop filters)
- c. Caching agents/snooping agents

2. Discussion of Bealkowski

- a. Disclosed caching agents do not appear to be hot-pluggable
- b. Disclosed hot-pluggable devices do not appear to be caching/snooping agents

3. Application to claims to extent time permits

- a. Claim 1 – cease snooping of hot plug module
- b. Claim 13 – writing back modified lines to memory and updating valid vector'
- c. Claim 22 – update coherency information of a snoop filter in response to a request to remove a hot plug module